Serial Lite III Streaming Arria® 10 FPGA IP Design Example User Guide

ID 683055
Date 5/23/2024
Public
Document Table of Contents

2.4.1. Testbench

If your design targets Arria® 10 devices, the generated example testbench is dynamic and has the same configuration as the IP.

When you choose the sink or duplex direction, the parameter editor generates an external transceiver ATX PLL for use in the Arria® 10 testbench.

Figure 13. Serial Lite III Streaming Example Testbench (Duplex) for Arria® 10 Devices
Figure 14. Serial Lite III Streaming Example Testbench (Simplex) for Arria® 10 Devices