Serial Lite III Streaming Arria® 10 FPGA IP Design Example User Guide

ID 683055
Date 5/23/2024
Public
Document Table of Contents

3.3.1. Design Example Components

The design example consists of following components:

  • Serial Lite III Streaming IP core variation
  • ATX PLL
  • Source user clock—I/O PLL
  • Traffic generator
  • Traffic checker
  • Demo control
  • Demo management
  • Nios® V processor code