Serial Lite III Streaming Arria® 10 FPGA IP Design Example User Guide

ID 683055
Date 5/23/2024
Public
Document Table of Contents

2.3.1.2. ATX PLL

The ATX PLL generates transmit transceiver clock to the Serial Lite III Streaming IP core.