Visible to Intel only — GUID: wnz1637213682483
Ixiasoft
2.1. Arria® 10 DisplayPort SST Parallel Loopback Design Features
2.2. Arria® 10 DisplayPort MST Parallel Loopback Design Features
2.3. Enabling Adaptive Sync Support
2.4. Arria® 10 DisplayPort SST TX-only or RX-only Design Features
2.5. Design Components
2.6. Clocking Scheme
2.7. Interface Signals and Parameters
2.8. Hardware Setup
2.9. Simulation Testbench
2.10. DisplayPort Transceiver Reconfiguration Flow
2.11. Transceiver Lane Configurations
Visible to Intel only — GUID: wnz1637213682483
Ixiasoft
2.4.2. Arria® 10 DisplayPort SST RX-only Design Features
The RX-only design example demonstrates the transmission of a single video stream from DisplayPort sink with Pixel Clock Recovery (PCR).
Figure 10. Arria® 10 DisplayPort RX-only Design
- To generate RX-only design, turn on DisplayPort sink's parameter, RX_SUPPORT_DP and turn off DisplayPort source's parameter, TX_SUPPORT_DP
- In this variant, the DisplayPort source's parameter TX_SUPPORT_IM_ENABLE, is turned off and the standard VSYNCH/HSYNCH/DE video interface is used.
- The IOPLL drives video clock at a fixed frequency of 160 MHz.
- The DisplayPort sink receives video from external video source such as GPU and decodes it into parallel video interface.
- The design uses the Pixel Clock Recovery (PCR) to recover the pixel clock according to the received MSA information from the sink and converts the RX parallel video interface to the standard VSYNCH/HSYNCH/DE interface.