Visible to Intel only — GUID: nfa1438593149973
Ixiasoft
1. Quick Start Guide
2. 10GBASE-R Ethernet Design Example
3. 10M/100M/1G/2.5G/10G Ethernet Design Example
4. 1G/2.5G Ethernet Design Example with IEEE 1588v2 Feature
5. 1G/2.5G/10G Ethernet Design Example with IEEE 1588v2 Feature
6. 10M/100M/1G/2.5G/5G/10G (USXGMII) Ethernet Design Example
7. Interface Signals Description
8. Configuration Registers Description
9. Low Latency Ethernet 10G MAC Intel® Stratix® 10 FPGA IP Design Example User Guide Archives
10. Document Revision History for the Low Latency Ethernet 10G MAC Intel® Stratix® 10 FPGA IP Design Example User Guide
Visible to Intel only — GUID: nfa1438593149973
Ixiasoft
1.3.1. Procedure
You can compile and simulate the design by running a simulation script from the command prompt.
- At the command prompt, change the working directory to <Example Design>\simulation\ed_sim\<Simulator> .
- If you change the target device in the hardware design example and regenerate the IP component (refer to the Changing Target Device in Hardware Design Example section), perform the steps in the Updating PHY IP Design File Names section. Otherwise, skip this step.
- Run the simulation script for the simulator of your choice.
-
Simulator Working Directory Command ModelSim* <Example Design>/simulation/ed_sim/mentor vsim -c -do tb_run.tcl VCS* <Example Design>/simulation/ed_sim/synopsys/vcs sh tb_run.sh Xcelium* <Example Design>/simulation/ed_sim/xcelium sh tb_run.sh Note: Only VCS simulator is supported for the design example with IEEE 1588v2 feature.
A successful simulation ends with the following message:
Simulation passed.
After successful completion, you can analyze the results.
Related Information