Visible to Intel only — GUID: psy1599078516832
Ixiasoft
Visible to Intel only — GUID: psy1599078516832
Ixiasoft
1. Overview
Updated for: |
---|
Intel® Quartus® Prime Design Suite 22.1 |
The F-Tile Ethernet Intel® FPGA Hard IP is an Ethernet-based IP that includes a configurable, hardened protocol stack for Ethernet. The IP is compatible with the IEEE 802.3-2018 - IEEE Standard for Ethernet and the 25G/50G Ethernet Specification from the 25Gigabit Ethernet Consortium.
Features | Description |
---|---|
Ethernet modes with number of supported PMAs for each, where 10GE-1 is 10GE mode supporting one physical medium attachment (PMA) 1 |
|
PMA types |
|
IP core variations |
|
Types of client interface |
|
Forward error correction (FEC) and Reed-Solomon FEC (RS-FEC) |
|
Other |
|
The F-Tile Ethernet Intel® FPGA Hard IP core is available in the following configurations. For any variant, choose a MAC Avalon® streaming interface, a MAC segmented client interface, a PCS variation, a FlexE variation, or an OTN variation.
Ethernet Mode | Modulation | PMA Type | FEC Selection | MAC AvST |
MAC Seg |
PCS (MII) |
PCS (OTN/FlexE) |
PTP | AN/ LT |
||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|
No FEC | CL74 | CL91 | CL134 | ETC | |||||||||
10GE-1 | NRZ | FGT | √ | — | — | — | — | √ | √ | √ | √ | √ | √ |
25GE-1 | NRZ | FGT FHT |
√ | √ | √3 | √ | — | √ | √ | √ | √ | √4 —5 |
√ |
40GE-4 | NRZ | FGT | √ | — | — | — | — | √ | √ | — | √ | — | √ |
50GE-2 | NRZ | FGT FHT |
√ | — | √ | √ | — | √ | √ | √ | √ | √ | √6 —7 |
50GE-1 | PAM4 | FGT FHT |
— | — | — | √ | √ | √ | √ | √ | √ | √ | √ |
100GE-4 | NRZ | FGT FHT |
√ | — | √ | √ | — | √ | √ | √ | √ | √ | √6 —7 |
100GE-2 | PAM4 | FGT FHT |
— | — | — | √ | √ | √ | √ | √ | √ | √ | √ |
100GE-1 | PAM4 | FHT | — | — | — | √ | — | √ | √ | √ | √ | √ | √ |
200GE-8 | NRZ | FGT | — | — | — | √ | — | — | √ | √ | √ | √ | — |
200GE-4 | PAM4 | FGT FHT |
— | — | — | √ | √ | — | √ | √ | √ | √ | √ |
200GE-2 | PAM4 | FHT | — | — | — | √ | — | — | √ | √ | √ | √ | √ |
400GE-8 | PAM4 | FGT | — | — | — | √ | √ | — | √ | √ | √ | √ | √ |
400GE-4 | PAM4 | FHT | — | — | — | √ | — | — | √ | √ | √ | √ | √ |
F-Tile Ethernet Intel® FPGA Hard IP supports a variety of protocol implementations.
Ethernet Channel | Protocol | Number of Lanes and Line Rate |
---|---|---|
10GE | 10GBASE-KR | 1x10.3125 Gbps NRZ lane for Copper Backplane |
10GBASE-CR | 1x10.3125 Gbps NRZ lane for Direct Attach Copper Cable | |
10GBASE-LR | 1x10.3125 Gbps NRZ lane for optical fiber | |
25GE | 25GBASE-KR | 1x25.78125 Gbps NRZ lane for Copper Backplane |
25GBASE-CR | 1x25.78125 Gbps NRZ lane for Direct Attach Copper Cable | |
25GBASE-R | 1x25.78125 Gbps NRZ lane based on the 25G Ethernet Consortium specification | |
25GAUI-1 | 1x25.78125 Gbps NRZ lanes for Low Loss Links: Chip-to-Chip, Chip-to-Module | |
40GE | 40GBASE-KR4 | 4x10.3125 Gbps NRZ lanes for Copper Backplane |
40GBASE-CR4 | 4x10.3125 Gbps NRZ lanes for Direct Attach Copper Cable | |
40GBASE-SR4 | 4x10.3125 Gbps NRZ lanes for optical fiber | |
50GE | 50GBASE-KR1 | 1x53.125 Gbps NRZ lane for Copper Backplane |
50GBASE-CR1 | 1x53.125 Gbps NRZ lane for Direct Attach Copper Cable | |
50GBASE-KR2 | 2x25.78125 Gbps NRZ lane for Copper Backplane | |
50GBASE-CR2 | 2x25.78125 Gbps NRZ lane for Direct Attach Copper Cable | |
50GAUI-1 | 1x53.125 Gbps NRZ lanes for Low Loss Links: Chip-to-Chip, Chip-to-Module | |
50GAUI-2 | 2x25.78125 Gbps NRZ lanes for Low Loss Links: Chip-to-Chip, Chip-to-Module | |
100GE | 100GBASE-KR1 | 1x106.25 Gbps PAM4 lanes for Copper Backplane |
100GBASE-CR1 | 1x106.25 Gbps PAM4 lanes for Direct Attach Copper Cable | |
100GBASE-KR2 | 2x53.125 Gbps PAM4 lanes for Copper Backplane | |
100GBASE-CR2 | 2x53.125 Gbps PAM4 lanes for Direct Attach Copper Cable | |
100GBASE-KR4 | 4x25.78125 Gbps Non-Return-to-Zero (NRZ) lanes for Copper Backplane | |
100GBASE-CR4 | 4x25.78125 Gbps NRZ lanes for Direct Attach Copper Cable | |
100GAUI-1 | 1x106.25 Gbps NRZ lanes for Low Loss Links: Chip-to-Chip, Chip-to-Module | |
100GAUI-2 | 2x53.125 Gbps NRZ lanes for Low Loss Links: Chip-to-Chip, Chip-to-Module | |
100GAUI-4 | 4x26.5625 Gbps NRZ lanes for Low Loss Links: Chip-to-Chip, Chip-to-Module | |
CAUI-2 | 2x53.125 Gbps PAM4 lanes for Low Loss Links: Chip-to-Chip, Chip-to-Module | |
CAUI-4 | 4x25.78125 Gbps NRZ lanes for Low Loss Links: Chip-to-Chip, Chip-to-Module | |
200GE | 200GBASE-KR2 | 2x106.25 Gbps PAM4 lanes for Copper Backplane |
200GBASE-CR2 | 2x106.25 Gbps PAM4 lanes for Direct Attach Copper Cable | |
200GBASE-KR4 | 4x53.125 Gbps PAM4 lanes for Copper Backplane | |
200GBASE-CR4 | 4x53.125 Gbps PAM4 lanes for Direct Attach Copper Cable | |
200GAUI-2 | 2x106.25 Gbps PAM4 for Low Loss Links: Chip-to-Chip or Chip-to-Module | |
200GAUI-4 | 4x53.125 Gbps PAM4 for Low Loss Links: Chip-to-Chip or Chip-to-Module | |
200GAUI-8 | 8x26.5265 Gbps PAM4 for Low Loss Links: Chip-to-Chip or Chip-to-Module | |
400GE | 400GBASE-KR4 | 4x106.25 Gbps PAM4 lanes for Copper Backplane |
400GBASE-CR4 | 4x106.25 Gbps PAM4 lanes for Direct Attach Copper Cable | |
400GAUI-4 | 4x106.25 Gbps PAM4 lanes for Low Loss Links: Chip-to-Chip or Chip-to-Module | |
400GBASE-KR8 | 8x53.125 Gbps PAM4 lanes for Copper Backplane (Ethernet Consortium) | |
400GBASE-CR8 | 8x53.125 Gbps PAM4 lanes for Direct Attach Copper Cable | |
400GAUI-8 | 8x53.125 Gbps PAM4 lanes for Low Loss Links: Chip-to-Chip or Chip-to-Module |