MIPI CSI-2 Intel® FPGA IP Design Example User Guide

ID 813931
Date 10/07/2024
Public

1. MIPI CSI-2 Intel® FPGA IP Design Example Quick Start Guide

Updated for:
Intel® Quartus® Prime Design Suite 24.3
IP Version 1.3.0
The MIPI CSI-2 Intel® FPGA IP design example for Agilex™ 5 devices includes a Platform Designer subsystem that supports Quartus® Prime compilation. This design demonstrates the connection between one CSI-2 RX, one CSI-2 TX, and a MIPI D-PHY in a Platform Designer subsystem.
The MIPI CSI-2 Intel® FPGA IP offers the following design examples:
  • MIPI CSI-2 RX + TX
  • MIPI CSI-2 RX-only
Figure 1. Development Stages for the Design Example