High Bandwidth Memory (HBM2E) Interface Intel Agilex® 7 M-Series FPGA IP User Guide

ID 773264
Date 4/21/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.1. High Bandwidth Memory (HBM2E) Interface Intel® FPGA IP High Level Block Diagram

The following figure shows a high-level block diagram of the High Bandwidth Memory (HBM2E) Interface Intel® FPGA IP per Pseudo Channel. The IP communicates with user logic through the AXI protocol.
Figure 14. High Level Block Diagram of HBM2E Implementation