High Bandwidth Memory (HBM2E) Interface Intel Agilex® 7 M-Series FPGA IP User Guide

ID 773264
Date 4/21/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.1. High Bandwidth Memory (HBM2E) DRAM Bandwidth

For each HBM2E DRAM in an Intel Agilex® 7 device, there are eight channels of 128-bits each. The following example illustrates the calculation of bandwidth offered by one HBM2E interface.

Assuming an interface running at 1.6 GHz: 128 DQ × 1.6 GHz = 204.8 Gbps

  • The interface operates in double data-rate mode, so the total bandwidth per HBM2E is: 204.8 Gbps × 2 = 409.6 Gbps.
  • The total bandwidth for the HBM2E interface is: 409.6 Gbps × 8 channels = 409.6 GByte/sec.
  • If the HBM2E controller operates at 90% efficiency, the effective bandwidth is: 409.6 GByte/sec × 0.9 = ~368 GByte/sec.