Agilex™ 7 General-Purpose I/O User Guide: M-Series

ID 772138
Date 7/08/2024
Public
Document Table of Contents

6.7. GPIO Intel® FPGA IP Timing

The performance of the GPIO IP depends on the I/O constraints and clock phases. To validate the timing for your GPIO configuration, Altera recommends that you use the Timing Analyzer.