Intel Agilex® 7 LVDS SERDES User Guide: F-Series and I-Series

ID 721819
Date 12/11/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.1.5.5. LVDS SERDES Intel® FPGA IP Clock Resource Summary

The Clock Resource Summary tab lists the required frequencies, phase shifts, duty cycles of the required clocks, instructions for connections, and compensation mode that you need to set in the IOPLL Intel® FPGA IP.
Table 20.  Clock Resource Summary Configuration DescriptionThe following table lists the descriptions of the PLL configuration settings in the Clock Resource Summary tab.
Configuration Description
PLL VCO Specifies the frequency that you need to set to the Desired VCO Frequency parameter in the IOPLL IP.
Fast clock Specifies the frequency, phase shift, duty cycle that you need to set for lvds_clk[1:0] ports in the IOPLL IP.
Load enable Specifies the frequency, phase shift, duty cycle that you need to set for loaden[1:0] ports in the IOPLL IP.
Core clock Specifies the frequency, phase shift, duty cycle that you need to set for any PLL output clock from the IOPLL IP that is used for core clock connection.
Compensation Mode Specifies the option you should select for the Compensation Mode parameter in the IOPLL IP.