Visible to Intel only — GUID: nfa1438593149973
Ixiasoft
1. About the F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP Design Example User Guide
2. Quick Start Guide
3. 10M/100M/1G/2.5G/5G/10G (USXGMII) Ethernet Design Example
4. Interface Signals Description
5. Configuration Registers Description
6. Document Revision History for the F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP Design Example User Guide
Visible to Intel only — GUID: nfa1438593149973
Ixiasoft
2.3.1. Procedure
You can compile and simulate the design by running a simulation script from the command prompt.
- Navigate to the LL10G_10G_USXGMII folder in your design example: cd <your_design_path>/LL10G_10G_USXGMII.
- Run the following command: quartus_tlg altera_eth_top.
- Copy the generated .mif file to the sim directory: cp <your_design_path>/LL10G_10G_USXGMII/altera_eth_top_tiles_z1577a_x0_y166_n0.mif simulation/ed_sim/setup_scripts/.
- Navigate to the sim directory: cd simulation/ed_sim/setup_sripts/.
- Run the following command: ip-setup-simulation -quartus-project=../../../altera_eth_top.qpf
- To run the test bench, run one of the following commands, depending on the simulator you are using.
- At the command prompt, change the working directory to <Example Design>\simulation\ed_sim\<Simulator> .
- Run the simulation script for the simulator of your choice.
Simulator Working Directory Command VCS* <Example Design>/simulation/ed_sim/synopsys/vcs sh altera_tb_run.sh
A successful simulation ends with the following message:
Simulation passed.
After successful completion, you can analyze the results.