F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP Design Example User Guide

ID 720987
Date 4/01/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.3.1. Procedure

You can compile and simulate the design by running a simulation script from the command prompt.
  1. Navigate to the LL10G_10G_USXGMII folder in your design example: cd <your_design_path>/LL10G_10G_USXGMII.
  2. Run the following command: quartus_tlg altera_eth_top.
  3. Copy the generated .mif file to the sim directory: cp <your_design_path>/LL10G_10G_USXGMII/altera_eth_top_tiles_z1577a_x0_y166_n0.mif simulation/ed_sim/setup_scripts/.
  4. Navigate to the sim directory: cd simulation/ed_sim/setup_sripts/.
  5. Run the following command: ip-setup-simulation -quartus-project=../../../altera_eth_top.qpf
  6. To run the test bench, run one of the following commands, depending on the simulator you are using.
  7. At the command prompt, change the working directory to <Example Design>\simulation\ed_sim\<Simulator> .
  8. Run the simulation script for the simulator of your choice.
    Simulator Working Directory Command
    VCS* <Example Design>/simulation/ed_sim/synopsys/vcs sh altera_tb_run.sh
A successful simulation ends with the following message:
Simulation passed.
After successful completion, you can analyze the results.