F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP Design Example User Guide

ID 720987
Date 4/01/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.3.1. Design Components

Table 6.  Design Components
Component Description
LL 10GbE MAC

The Low Latency Ethernet 10G MAC Intel® FPGA IP with the following configuration:

  • Speed: 10M/100M/1G/2.5G/5G/10G (USXGMII)
  • Datapath options: TX & RX
  • Enable ECC on memory blocks: Not selected
  • Enable supplementary address: Selected
  • Enable statistics collection: Selected
  • Statistics counters: Memory-based
  • TX and RX datapath Reset/Default To Enable: Selected
  • Use legacy Avalon Memory-Mapped Interface: Not selected
  • Use legacy Avalon Streaming Interface: Selected
PHY The 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel® FPGA IP with the following configuration:
  • Speed: 10M/100M/1G/2.5G/5G/10G
  • Connect to NBASE-T PHY: Selected
  • Reference clock frequency for 10GbE (MHz): 156.250000
Channel address decoder Decodes the addresses of the components in each Ethernet channel, such as PHY and LL 10GbE MAC.
Multi-channel address decoder Decodes the addresses of the components used by all channels
Top address decoder Decodes the addresses of the top-level components, such as the Traffic Controller.
SYS PLL F-tile Reference and System PLL Clocks Intel® FPGA IP that generates reference clock and system PLL clocks for the Intel® Agilex™ Transceiver.