F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP Design Example User Guide

ID 720987
Date 4/01/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.2. Hardware and Software Requirements

Intel uses the following hardware and software to test the design example in a Linux system:

  • Intel® Quartus® Prime Pro Edition software
  • VCS simulator
  • For hardware testing:
    • Intel® Agilex™ I-Series Transceiver-SoC Development Kit (AGIB027R31B1E2VR0)
    • QSFP-DD Loopback Module connected to J27(QSFP-DD Connector). Intel uses Amphenol QSFP-DD 400G LOOPBACK ADAPTER MODULE 0dB (SF-NLNAMB0001-0001) for hardware test.