Visible to Intel only — GUID: jql1554215481672
Ixiasoft
Visible to Intel only — GUID: jql1554215481672
Ixiasoft
2.3. Host Connection to OpenCL Kernels
The OpenCL Kernel Interface for S10 (kernel_interface) component exports an Avalon® host interface (kernel_cra) that connects to this agent port. The OpenCL Kernel Interface for S10 component also generates the kernel reset (kernel_reset) that resets all logic in the kernel clock domain. The kernel_interface component also bridges the interrupt signal generated by the kernel to the pcie_irq block.
The Intel® Stratix® 10 FPGA Development Kit Reference Platform has one DDR4 memory bank. As a result, the Reference Platform instantiates the OpenCL Kernel Interface component and sets the Number of global memory systems parameter to 1.