Visible to Intel only — GUID: sam1397715511928
Ixiasoft
1. Intel® MAX® 10 High-Speed LVDS I/O Overview
2. Intel® MAX® 10 High-Speed LVDS Architecture and Features
3. Intel® MAX® 10 LVDS Transmitter Design
4. Intel® MAX® 10 LVDS Receiver Design
5. Intel® MAX® 10 LVDS Transmitter and Receiver Design
6. Intel® MAX® 10 High-Speed LVDS Board Design Considerations
7. Soft LVDS IP Core References
8. Intel® MAX® 10 High-Speed LVDS I/O User Guide Archives
9. Document Revision History for Intel® MAX® 10 High-Speed LVDS I/O User Guide
Visible to Intel only — GUID: sam1397715511928
Ixiasoft
3.3.2. Sub-LVDS Transmitter External Termination
The Sub-LVDS transmitter requires a three-resistor external termination scheme.
Figure 10. External Termination for Sub-LVDS Transmitter