Visible to Intel only — GUID: sam1394610751310
Ixiasoft
1. Intel® MAX® 10 High-Speed LVDS I/O Overview
2. Intel® MAX® 10 High-Speed LVDS Architecture and Features
3. Intel® MAX® 10 LVDS Transmitter Design
4. Intel® MAX® 10 LVDS Receiver Design
5. Intel® MAX® 10 LVDS Transmitter and Receiver Design
6. Intel® MAX® 10 High-Speed LVDS Board Design Considerations
7. Soft LVDS IP Core References
8. Intel® MAX® 10 High-Speed LVDS I/O User Guide Archives
9. Document Revision History for Intel® MAX® 10 High-Speed LVDS I/O User Guide
Visible to Intel only — GUID: sam1394610751310
Ixiasoft
5.3. LVDS Transmitter and Receiver Debug and Troubleshooting
You can obtain useful information about the LVDS interface performance with board-level verification using the FPGA prototype.
Although the focus of the board-level verification is to verify the FPGA functionality in your end system, you can take additional steps to examine the margins. Using oscilloscopes, you can examine the margins to verify the predicted size of the data-valid window, and the setup and hold margins at the I/O interface.
You can also use Signal Tap logic analyzer to perform system level verification to correlate the system against your design targets.