Intel® MAX® 10 High-Speed LVDS I/O User Guide

ID 683760
Date 11/01/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.4.1.1.1. Instantiate Soft LVDS IP Core with Internal PLL

You can set the Soft LVDS IP core to build the SERDES components and instantiate the PLL internally.
  • To use this method, turn off the Use external PLL option in the PLL Settings tab and set the necessary settings in the PLL Settings and Transmitter Settings tab.
  • The Soft LVDS IP core integrates the PLL into the LVDS block.
  • The drawback of this method is that you can use the PLL only for the particular LVDS instance.