Visible to Intel only — GUID: uwj1539141385508
Ixiasoft
1.1. Generating the Design Example
1.2. Directory Structure
1.3. Simulating the Design Example Testbench
1.4. Compiling and Configuring the Design Example in Hardware
1.5. Changing Target Device in Hardware Design Example
1.6. Testing the Low Latency E-Tile 40G Ethernet Intel® FPGA IP Design in Hardware
Visible to Intel only — GUID: uwj1539141385508
Ixiasoft
A. Low Latency E-Tile 40G Ethernet Intel FPGA IP Archives
If an IP core version is not listed, the user guide for the previous IP core version applies.
Quartus® Prime Version | IP Core Version | User Guide |
---|---|---|
20.1 | 19.1.0 | Low Latency E-Tile 40G Ethernet Design Example User Guide |