PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

ID 683716
Date 8/02/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.2.5. I/O Timing

You are advised to design the system with the worst case losses for the PHY Lite for Parallel Interfaces Intel Agilex® 7 FPGA IP for F-Series and I-Series.

Table 32.  Worst Case Losses for PHY Lite for Parallel Interfaces Intel Agilex® 7 FPGA IP for F-Series and I-SeriesThis table assumes that a PHY Lite for Parallel Interfaces IP is communicating with another PHY Lite for Parallel Interfaces IP.
Data Flow Direction Applies to PHY Lite for Parallel Interfaces IP Mode Worst Case Losses5
Driving (PHY Lite for Parallel Interfaces IP is driving the I/Os) Output / bi-directional 45% UI
Receiving (PHY Lite for Parallel Interfaces IP is sampling the I/Os) Input / bi-directional

POD 1.2 V: 38% UI

SSTL 1.2 V: 49% UI

5 The losses are denoted for a PHY Lite for Parallel Interfaces IP operating at 1,200 MHZ at DDR.