Nios® V Processor Reference Manual

ID 683632
Date 7/26/2024
Public
Document Table of Contents

3.4.1. Privilege Levels

The privilege levels in Nios V/m processor are designed based on the RISC-V architecture specification. The supported privilege levels available are Machine Mode (M-mode) and Debug Mode (D-mode).