Visible to Intel only — GUID: gks1503900744370
Ixiasoft
1. Intel® Stratix® 10 SEU Mitigation Overview
2. Intel® Stratix® 10 Mitigation Techniques for CRAM
3. Secure Device Manager ECC Error Detection
4. Intel® Stratix® 10 SEU Mitigation Implementation Guides
5. Advanced SEU Detection Intel® FPGA IP References
6. Intel® Stratix® 10 Fault Injection Debugger References
7. Intel® Stratix® 10 SEU Mitigation User Guide Archives
8. Document Revision History for the Intel® Stratix® 10 SEU Mitigation User Guide
4.1. Setting SEU_ERROR Pin
4.2. Intel® Quartus® Prime SEU Software Settings
4.3. Enabling Priority Scrubbing
4.4. Performing Hierarchy Tagging
4.5. Programming Sensitivity Map Header File into Memory
4.6. Performing Lookup for Sensitivity Map Header
4.7. Using the Fault Injection Debugger
4.8. Analyzing SEU Errors Using Signal Tap
4.9. Intel® Quartus® Prime Software SEU FIT Reports
Visible to Intel only — GUID: gks1503900744370
Ixiasoft
5.2. Advanced SEU Detection Intel® FPGA IP Ports
Figure 15. Advanced SEU Detection Intel® FPGA IP On-Chip Sensitivity Processing Block Diagram
Ports | Width | Direction | Description |
---|---|---|---|
clk | 1 | Input | User input clock. The maximum frequency is 250 MHz. |
reset | 1 | Input | Active high, synchronous reset signal.
Note: For IP instantiation guidelines, refer to the related information about the Reset Release Intel® FPGA IP.
|
sys_error | 1 | Output | Logic high indicates that there is an error in the system while retrieving the SEU error. |
busy | 1 | Output | Logic high indicates that the Advanced SEU Detection Intel® FPGA IP is busy processing the SEU data. The signal goes low when processing completes with assertion of the critical_error or noncritical_error signal. |
generic_sdm_valid_out | 1 | Output | Logic high for one clock cycle indicates that the device detects an SDM and Subsystem ECC error. |
generic_sdm_data_out | 64 | Output | Outputs the SDM ECC error message content. |
critical_clear | 1 | Input | Assert high to clear the error report (critical_error, noncritical_error, regions_report, and seu_data) for the last processed SEU data input. |
critical_error | 1 | Output | Logic high indicates that a.smh lookup determined that the SEU error is in a critical region. |
noncritical_error | 1 | Output | Logic high indicates that a .smh lookup determined that the SEU error is in a non-critical region. |
seu_data | 64 | Output | Shows the SEU error message for the last processed SEU data input. The port is available if you turn on Show raw SEU error message. For more information, refer to the related information about the error message queue. |
regions_report | 1–32 | Output | Indicates the region ID for the error as reported by the .smh lookup. The port width of this signal is set by the Largest ASD region ID used parameter. |
address | 32 | Output | Avalon® memory-mapped interface address bus in unit of Byte addressing. |
read | 1 | Output | Avalon® memory-mapped interface read control signal. |
waitrequest | 1 | Input | Avalon® memory-mapped interface wait request signal. |
readdata | 32 | Input | Avalon® memory-mapped interface data bus. |
readdatavalid | 1 | Input | Avalon® memory-mapped interface data valid signal. |
seu_error_out | 1 | Output | Signal is synchronous with the input clock of the IP. Assert high when it detects SEU. |
Figure 16. Advanced SEU Detection Intel® FPGA IP Off-Chip Sensitivity Processing Block Diagram
Ports | Width | Direction | Description |
---|---|---|---|
clk | 1 | Input | User input clock. The maximum frequency is 250 MHz. |
reset | 1 | Input | Active high, synchronous reset signal.
Note: For IP instantiation guidelines, refer to the related information about the Reset Release Intel® FPGA IP.
|
sys_error | 1 | Output | Logic high indicates that there is an error in the system while retrieving the SEU error. |
generic_sdm_valid_out | 1 | Output | Logic high for one clock cycle indicates that the device detects an SDM and Subsystem ECC error. |
generic_sdm_data_out | 64 | Output | Outputs the SDM ECC error message content. |
data | 64 | Output | Avalon® streaming interface data signal that provides SEU error message from the FIFO entry. |
valid | 1 | Output | Avalon® streaming interface data valid signal that indicates the avst_seu_source_data signal contains valid data. |
ready | 1 | Input | Avalon® streaming interface ready signal. |
seu_error_out | 1 | Output | Signal is synchronous with the input clock of the IP. Assert high when it detects SEU. |
Related Information