Visible to Intel only — GUID: rvf1530901663011
Ixiasoft
2.1. I/O Planning Overview
2.2. Assigning I/O Pins
2.3. Importing and Exporting I/O Pin Assignments
2.4. Validating Pin Assignments
2.5. Verifying I/O Timing
2.6. Viewing Routing and Timing Delays
2.7. Analyzing Simultaneous Switching Noise
2.8. Scripting API
2.9. Managing Device I/O Pins Revision History
Visible to Intel only — GUID: rvf1530901663011
Ixiasoft
A. Intel® Quartus® Prime Standard Edition User Guides
Refer to the following user guides for comprehensive information on all phases of the Intel® Quartus® Prime Standard Edition FPGA design flow.
Related Information