Visible to Intel only — GUID: cqt1476250802738
Ixiasoft
2.1.1. Constructing Communication Links in the Link Designer Module
2.1.2. Link and Simulation Setting
2.1.3. Transmitter Setting
2.1.4. Receiver Setting
2.1.5. IBIS-AMI Wrapper
2.1.6. Channel Setting
2.1.7. Batch Channel Simulation Configuration
2.1.8. Crosstalk Aggressor Transmitter Setting
2.1.9. Repeater and Retimer Configurations
2.1.10. Noise Source Link Component
2.1.11. System Options
2.1.12. Project Management Functions
2.1.13. Archiving and Unarchiving Projects
2.1.14. Device Model Importer
2.1.15. Analysis Functions and Pre-Simulation and Pre-Analysis Checklists
2.1.16. COM Analysis
Visible to Intel only — GUID: cqt1476250802738
Ixiasoft
2.1.9. Repeater and Retimer Configurations
Intel® Advanced Link Analyzer supports repeater and retimer simulations. A repeater is a device that can be placed within a link where it can provide additional equalization capabilities. It is typically constructed with two major stages: an equalizer stage and a driver stage. The equalizer stage usually contains continuous-time linear equalizer (CTLE) circuitry that compensates the channel before and, possibly, after the repeater depending on the design of the driver stage. The driver stage usually amplifies the equalized signal and may contain an emphasis function so that it may compensate the channel after the repeater. Depending on the driver stage design, a repeater can be a linear repeater, where the driver maintains linear characteristics within the majority of the signal amplitude range, or a non-linear repeater, where a limiting amplifier between the equalizer stage and driver stage can sharpen the waveform’s transition time. Both linear and non-linear repeater simulations are supported in Intel® Advanced Link Analyzer.
Similar to a repeater, a retimer is a device that can be placed within a link where it provides additional equalization and jitter/noise cleaning capabilities. A retimer is constructed with two major stages: an equalizer stage, which is equipped with the clock data recovery (CDR) circuitry, and a driver stage. The equalizer with a CDR stage first compensates the channel effects for the link before the retimer, and then the CDR recovers the bit time and data for its output. During this process, it not only compensates for channel effects, but also resets or reduces jitter and noises that may come from the reference clock, transmitter, or other channel components. Also, with the presence of a CDR, more advanced equalization schemes, such as decision feedback equalizer (DFE), can be incorporated in a retimer. The driver stage is similar to that of a repeater. A retimer is non-linear by nature as both the bit time and amplitude are re-generated.
Intel® Advanced Link Analyzer supports repeater and retimer simulations with the following conditions:
- Simulation mode: Hybrid mode or Full Waveform mode. Repeater/Retimer simulations in Statistical simulation mode are not supported.
- Repeater and retimer model format: The repeater and retimer models must be in IBIS-AMI format. IBIS version 6.0 (and later) officially supports repeater and retimer simulations and models are available from vendors. The only exception is that, for certain linear repeaters, vendors may provide their models in S-parameter format. If this is the case, users can just treat the repeater S-parameter as a regular channel component and place/connect it in the schematic editor.
A repeater/retimer IBIS-AMI model consists of two internal models: an IBIS-AMI receiver model, i.e., the equalizer/CDR stage, and an IBIS-AMI transmitter model, i.e., the driver stage. In Intel® Advanced Link Analyzer, you explicitly place a pair of a receiver link component (Repeater/Retimer RX) plus a transmitter link component (Repeater/Retimer TX) in the schematic editor for a repeater/retimer model. Link component GUI entries shows the repeater/retimer GUI entries and Typical link topology with a repeater/retimer shows a typical repeater/retimer link configuration. Note that while Intel® Advanced Link Analyzer does enforce or limit how the link components are connected within a link, you have to ensure the repeater/retimer RX and repeater/retimer TX model are connected in the correct signal flow order and no other link or channel component is placed between the repeater/retimer RX and TX models.
Note that the repeater and retimer IBIS-AMI model may be provided in various formats. The equalizer/CDR stage model, which is with IBIS receiver component type, and the driver stage, which is with IBIS transmitter component type, may belong to the same IBIS model or may be provided in two separate IBIS models. Please consult the vendors for the usage.
Figure 82. Link component GUI entries
Figure 83. Typical link topology with a repeater/retimer
