Visible to Intel only — GUID: sam1403483800616
Ixiasoft
1.1. Key Advantages of Arria® V Devices
1.2. Summary of Arria® V Features
1.3. Arria® V Device Variants and Packages
1.4. I/O Vertical Migration for Arria® V Devices
1.5. Adaptive Logic Module
1.6. Variable-Precision DSP Block
1.7. Embedded Memory Blocks
1.8. Clock Networks and PLL Clock Sources
1.9. FPGA General Purpose I/O
1.10. PCIe* Gen1, Gen2, and Gen 3 Hard IP
1.11. External Memory Interface
1.12. Low-Power Serial Transceivers
1.13. SoC with HPS
1.14. Dynamic Reconfiguration
1.15. Enhanced Configuration and Configuration via Protocol
1.16. Power Management
1.17. Document Revision History
Visible to Intel only — GUID: sam1403483800616
Ixiasoft
1.16. Power Management
Leveraging the FPGA architectural features, process technology advancements, and transceivers that are designed for power efficiency, the Arria® V devices consume less power than previous generation Arria® V FPGAs:
- Total device core power consumption—less by up to 50%.
- Transceiver channel power consumption—less by up to 50%.
Additionally, Arria® V devices contain several hard IP blocks, including PCIe Gen1, Gen2, and Gen3, GbE, SRIO, GPON, and CPRI protocols, that reduce logic resources and deliver substantial power savings of up to 25% less power than equivalent soft implementations.