Visible to Intel only — GUID: mwh1443827268230
Ixiasoft
1.1. Instantiating the Partial Reconfiguration IP Core in the Qsys Interface
1.2. Instantiating the Partial Reconfiguration IP Core in the Intel® Quartus® Prime IP Catalog
1.3. Enable Compression
1.4. Enable Enhanced Decompression
1.5. Data Compression Comparison
1.6. Bitstream Compatibility Check
1.7. Clock-to-Data Ratio (CD Ratio)
1.8. Partial Reconfiguration IP Core Parameters
1.9. Partial Reconfiguration IP Core Ports
1.10. Reconfiguration Sequence
1.11. Slave Interface
1.12. FPGA Control Block Interface
1.13. Freeze Logic for 28-nm PR Regions
1.14. Data Source Controller
1.15. Standard Partial Reconfiguration Data Interface
1.16. JTAG Debug Mode for Partial Reconfiguration
1.17. Partial Reconfiguration IP Core User Guide Archives
1.18. Revision History
Visible to Intel only — GUID: mwh1443827268230
Ixiasoft
1.4. Enable Enhanced Decompression
Enhanced compression (and decompression) can reduce the size of your bitstream at the expense of greater resources use.
Important: Do not use enhanced compression with bitstream encryption.
Enhanced compression is available for Stratix® V devices. Additionally, you can also use enhanced compression with double-compression.
You can generate a bitstream with enhanced compression in one of two ways:
- In the Convert Programming Files dialog box under the properties of a Partial-Masked SRAM Object File ( .pmsf)
- From the command line with this command:
quartus_cpf -c -o enhanced_bitstream_compression=on <input_filename>.pmsf <output_filename>.rbf
Note: Enhanced compression uses the same CD Ratio setting as a plain, uncompressed bitstream.
Related Information