External Memory Interfaces Intel® Agilex™ FPGA IP User Guide

ID 683216
Date 11/03/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.1.1.25. emif_calbus_clk for DDR4

EMIF calibration component clock input interface
Table 38.  Interface: emif_calbus_clkInterface type: Clock Output
Port Name Direction Description
calbus_clk Output EMIF Calibration component bus for the clock