Visible to Intel only — GUID: mwh1410384101674
Ixiasoft
Visible to Intel only — GUID: mwh1410384101674
Ixiasoft
1.3.2.1. Using Simulation Signal Activity Data in Power Analysis
You can specify a Verilog Value Change Dump File (.vcd) generated by simulating a placed and routed gate-level netlist in a supported1 simulator as the source of signal activity data for power analysis.
Third-party simulators can output a .vcd that contains signal activity and static probability information that inform the power analysis. The generated .vcd includes all of the routing resources and the exact logic array resource usage.
To improve accuracy of power analysis, you can generate a Standard Delay Output (.sdo) file that includes back-annotated delay estimates of the instances of core atoms for ModelSim* simulation. ModelSim* simulation can then output a more accurate .vcd for use as power analysis input. You must run the Fitter (Finalize) command before generating the .sdo. Note: To improve accuracy of power analysis, the Intel® Quartus® Prime EDA Netlist writer can generate a Standard Delay Output (.sdo) file that includes back-annotation of delays for a design's netlist for use during simulation in ModelSim* . Although the .sdo only contains delay estimates and imprecise timing information, including the .sdo in simulation results in a more accurate output .vcd for power analysis.
Section Content
Generating Signal Activity Data for Power Analysis
Generating Standard Delay Output for Power Analysis
Simulation Glitch Filtering