Intel® Quartus® Prime Pro Edition User Guide: Power Analysis and Optimization

ID 683174
Date 6/22/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1.3.2.2.1. RTL Simulation Limitation

RTL simulation may not provide signal activities for all registers in the post-fitting netlist because synthesis loses some register names. For example, synthesis might automatically transform state machines and counters, thus changing the names of registers in those structures. As a result, a large number of nodes in the .vcd file may not match the nodes in your design netlist, which can result in the power analysis results being less accurate or of lower confidence.