Low Latency Ethernet 10G MAC Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683026
Date 4/10/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.2. Hardware and Software Requirements

Intel® uses the following hardware and software to test the design example in a Linux system:

  • Intel® Quartus® Prime Pro Edition software
  • ModelSim* -AE, ModelSim* -SE, VCS, and Xcelium* simulators
  • For hardware testing:
    • Intel® Stratix® 10 GX Signal Integrity H-Tile (Production) Development Kit (1SG280HU1F50E2VG)
    • Cables—Insert QSFP28 loopback module in QSFP28 IF1 slot.