Low Latency Ethernet 10G MAC Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683026
Date 4/10/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4. 1G/2.5G Ethernet Design Example with IEEE 1588v2 Feature

The 1G/2.5G Ethernet design example with the IEEE 1588v2 feature demonstrates an Ethernet solution for Intel® Stratix® 10 devices using the LL 10GbE MAC Intel® FPGA IP operating at 1G and 2.5G.

Generate the design example from the Example Design tab of the LL 10GbE Intel® FPGA IP parameter editor.