Intel Agilex® 7 FPGA F-Series Development Kit User Guide

Download PDF
ID 683024
Date 1/18/2024
Public
Document Table of Contents
Document Table of Contents x
1. Overview 2. Getting Started 3. Powering Up the Development Kit 4. Board Test System 5. Development Kits Hardware and Configuration 6. Custom Projects for the Development Kit 7. Document Revision History for the Intel Agilex® 7 FPGA F-Series Development Kit User Guide A. Development Kit Components B. Additional Information
1. Overview x
1.1. Block Diagram 1.2. Box Contents 1.3. Operating Conditions
2. Getting Started x
2.1. Software and Driver Installation 2.2. Design Examples
3. Powering Up the Development Kit x
3.1. Default Settings 3.2. Power Up
4. Board Test System x
4.1. Setting Up the BTS GUI Running Environment 4.2. Test the functionality of the Development Kit 4.3. Control on-board clock through Clock Controller GUI 4.4. Control on-board power regulator through Power Monitor GUI
4.1. Setting Up the BTS GUI Running Environment x
4.1.1. Downloading OpenJDK 4.1.2. Downloading OpenJFX 4.1.3. Installing OpenJDK and OpenJFX 4.1.4. Installing the Intel® Quartus® Prime Software 4.1.5. Running the BTS GUI
4.2. Test the functionality of the Development Kit x
4.2.1. The Configure Menu 4.2.2. The Sys Info Tab 4.2.3. The GPIO Tab 4.2.4. The QSFPDD Tab 4.2.5. The DDR4-0 Tab 4.2.6. The DDR4-2 Tab 4.2.7. The DDR4-3 Tab 4.2.8. Identify Test Pass/Fail based on BTS GUI test status
5. Development Kits Hardware and Configuration x
5.1. Configure the FPGA and access HPS Debug Access Port by JTAG 5.2. Configure the FPGA device by AS modes (Default Mode)
6. Custom Projects for the Development Kit x
6.1. Add SmartVID settings in the QSF file 6.2. Golden Top
A. Development Kit Components x
A.1. Intel Agilex® 7 FPGA A.2. Configuration Support A.3. Clocks A.4. Memory Interfaces A.5. Transceiver Interfaces A.6. HPS Interface A.7. General Input and Output A.8. Power
A.2. Configuration Support x
A.2.1. JTAG Chain and Header A.2.2. On-board Intel® FPGA Download Cable II
A.7. General Input and Output x
A.7.1. Switches A.7.2. Buttons A.7.3. LEDs
A.8. Power x
A.8.1. Power Sequence A.8.2. Power Measurement A.8.3. Temperature Monitor
B. Additional Information x
B.1. Safety and Regulatory Information B.2. Compliance Information
B.1. Safety and Regulatory Information x
B.1.1. Safety Warnings B.1.2. Safety Cautions
1. Overview
2. Getting Started
3. Powering Up the Development Kit
4. Board Test System
5. Development Kits Hardware and Configuration
6. Custom Projects for the Development Kit
7. Document Revision History for the Intel Agilex® 7 FPGA F-Series Development Kit User Guide
A. Development Kit Components
B. Additional Information

7. Document Revision History for the Intel Agilex® 7 FPGA F-Series Development Kit User Guide

Document Version Changes
2024.01.18 Removed Quick Start Guide.
2023.11.30
  • Added Figure: Power Tree (for the Intel Agilex® 7 DK-DEV-AGF014EB Development Kit—Power Solution 2).
  • Added Figure: The GPIO Tab (for the Intel Agilex® 7 DK-DEV-AGF014EB Development Kit).
  • Updated Figure: The GPIO Tab (for the Intel Agilex® 7 DK-DEV-AGF014EA Development Kit).
  • Updated Table: Ordering Information.
  • Updated the Intel Agilex® 7 FPGA section.
  • Updated the JTAG Chain and Header section.
  • Updated the Power section.
2023.09.13 Updated the device part number of the Intel Agilex® 7 FPGA F-Series Development Kit (Production -2V) in Table: Ordering Information.
2023.06.26
  • Updated product family name to " Intel Agilex® 7".
  • Updated development kit name to Intel Agilex® 7 FPGA F-Series Development Kit.
  • Retitled the document from Intel Agilex® F-Series FPGA Development Kit User Guide to Intel Agilex® 7 FPGA F-Series Development Kit User Guide.
2022.12.30
  • Added Section: Setting Up the BTS GUI Running Environment
  • Moved Control on-board clock through Clock Controller GUI and Control on-board power regulator through Power Monitor GUI to the Board Test System section.
2022.09.30 Updated the Additional Information section to include the UKCA declaration.
2022.06.21 Updated the Configure the FPGA and access HPS Debug Access Port by JTAG section to provide more details on the TCK guidelines if attestation or Black Key Provisioning is enabled.
2022.02.21 Updated the settings in the For Intel Agilex® 7 F-Series FPGA Development Kit (-3V version) subsection.
2021.08.13
  • Added Figure: Power Tree Block Diagram (-2V Production Device).
  • Updated Table: Ordering Information to include production device.
  • Updated Table: Power Sequence Groups to include a note for VCCA_PLL power rail.
  • Updated the description for power_max10 directory in Table: Installed Development Kit Directory Structure.
  • Updated the feature summary in the Block Diagram section.
  • Updated the Software and Driver Installation section to include references to the Intel Agilex® 7 FPGAs and SoCs Device Overview and Intel Agilex® 7 Device Data Sheet.
  • Updated the A.1. Intel Agilex® 7 FPGA section.
  • Updated the A.4. Memory Interfaces section.
2020.09.02 Updated note in Box Contents
2020.07.09 Board Test System (BTS) information added
2020.05.15 Engineering Silicon (ES) Release
2020.02.11 Initial Release
Level Two Title