Visible to Intel only — GUID: xcl1708458590796
Ixiasoft
2.1. Step 1: Create an Exploration Dashboard Workspace
2.2. Step 2: Add Projects to Exploration Dashboard
2.3. Step 3: Launch Connections and Compile the Projects
2.4. Step 4: Import and Analyze Timing Summary Reports
2.5. Step 5: Analyze the Results of Report Timing
2.6. Step 6: Disconnecting Interactive Connections
Visible to Intel only — GUID: xcl1708458590796
Ixiasoft
1.1. Tutorial Prerequisites
Following along with this tutorial requires the following:
- Installation of Quartus® Prime Pro Edition software version 24.3, and a basic understanding of the FPGA design compilation and timing analysis flows.
- Network access to three SSH hosts. The hosts all must have access to the same shared installation of the Quartus® Prime Pro Edition software version 24.3.