5. Compiler Inputs and Outputs

FPGA AI Suite: Compiler Reference Manual

Download PDF

ID 768972

Date 9/06/2024

Version

Public

A newer version of this document is available. Customers should click here to go to the newest version.

Visible to Intel only — GUID: csw1720711577353

Ixiasoft

View Details

Document Table of Contents

Document Table of Contents x

1. FPGA AI Suite Compiler Reference Manual 2. About the FPGA AI Suite Compiler 3. FPGA AI Suite Compiler Use Modes 4. FPGA AI Suite Compiler Command Line Options 5. Compiler Inputs and Outputs A. FPGA AI Suite Compiler Reference Manual Archives B. FPGA AI Suite Compiler Reference Manual Document Revision History

3. FPGA AI Suite Compiler Use Modes x

3.1. Compiling a Graph 3.2. Generating Artifacts for DDR-Free Operation 3.3. Estimating the Performance of a Graph 3.4. Estimating the Area of an Architecture 3.5. Generating an Optimized Architecture

3.5. Generating an Optimized Architecture x

3.5.1. Generating an Architecture for Highest Performance 3.5.2. Generating an Architecture Optimized for a Frame Rate Target Value

4. FPGA AI Suite Compiler Command Line Options x

4.1. Inputs (dla_compiler Command Options) 4.2. Outputs (dla_compiler Command Options) 4.3. Reporting (dla_compiler Command Options) 4.4. Compilation Options (dla_compiler Command Options) 4.5. Architecture Options (dla_compiler Command Options) 4.6. Architecture Optimizer Options (dla_compiler Command Options) 4.7. Analyzer Tool Options (dla_compiler Command Options) 4.8. Miscellaneous Options (dla_compiler Command Options)

5. Compiler Inputs and Outputs x

5.1. FPGA AI Suite Input File Formats 5.2. FPGA AI Suite Compiler Graph Export Formats 5.3. The Partitioning Table Report 5.4. Model Analyzer Reports

1. FPGA AI Suite Compiler Reference Manual

2. About the FPGA AI Suite Compiler

3. FPGA AI Suite Compiler Use Modes

3.1. Compiling a Graph

3.2. Generating Artifacts for DDR-Free Operation

3.3. Estimating the Performance of a Graph

3.4. Estimating the Area of an Architecture

3.5. Generating an Optimized Architecture

3.5.1. Generating an Architecture for Highest Performance

3.5.2. Generating an Architecture Optimized for a Frame Rate Target Value

4. FPGA AI Suite Compiler Command Line Options

4.1. Inputs (dla_compiler Command Options)

4.2. Outputs (dla_compiler Command Options)

4.3. Reporting (dla_compiler Command Options)

4.4. Compilation Options (dla_compiler Command Options)

4.5. Architecture Options (dla_compiler Command Options)

4.6. Architecture Optimizer Options (dla_compiler Command Options)

4.7. Analyzer Tool Options (dla_compiler Command Options)

4.8. Miscellaneous Options (dla_compiler Command Options)

5. Compiler Inputs and Outputs

5.1. FPGA AI Suite Input File Formats

5.2. FPGA AI Suite Compiler Graph Export Formats

5.3. The Partitioning Table Report

5.4. Model Analyzer Reports

A. FPGA AI Suite Compiler Reference Manual Archives

B. FPGA AI Suite Compiler Reference Manual Document Revision History

Visible to Intel only — GUID: csw1720711577353

Ixiasoft

View Details

5. Compiler Inputs and Outputs

The FPGA AI Suite compiler requires input files in specific formats and generates a variety of output files including reports about the compiled graph and its use of FPGA resources.

Review the compiler command options for descriptions of these input and outputs.

Additional information about compiler inputs and outputs are provided in the following sections: