FPGA AI Suite: Compiler Reference Manual

Download PDF
ID 768972
Date 9/06/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. FPGA AI Suite Compiler Reference Manual 2. About the FPGA AI Suite Compiler 3. FPGA AI Suite Compiler Use Modes 4. FPGA AI Suite Compiler Command Line Options 5. Compiler Inputs and Outputs A. FPGA AI Suite Compiler Reference Manual Archives B. FPGA AI Suite Compiler Reference Manual Document Revision History
3. FPGA AI Suite Compiler Use Modes x
3.1. Compiling a Graph 3.2. Generating Artifacts for DDR-Free Operation 3.3. Estimating the Performance of a Graph 3.4. Estimating the Area of an Architecture 3.5. Generating an Optimized Architecture
3.5. Generating an Optimized Architecture x
3.5.1. Generating an Architecture for Highest Performance 3.5.2. Generating an Architecture Optimized for a Frame Rate Target Value
4. FPGA AI Suite Compiler Command Line Options x
4.1. Inputs (dla_compiler Command Options) 4.2. Outputs (dla_compiler Command Options) 4.3. Reporting (dla_compiler Command Options) 4.4. Compilation Options (dla_compiler Command Options) 4.5. Architecture Options (dla_compiler Command Options) 4.6. Architecture Optimizer Options (dla_compiler Command Options) 4.7. Analyzer Tool Options (dla_compiler Command Options) 4.8. Miscellaneous Options (dla_compiler Command Options)
5. Compiler Inputs and Outputs x
5.1. FPGA AI Suite Input File Formats 5.2. FPGA AI Suite Compiler Graph Export Formats 5.3. The Partitioning Table Report 5.4. Model Analyzer Reports
1. FPGA AI Suite Compiler Reference Manual
2. About the FPGA AI Suite Compiler
3. FPGA AI Suite Compiler Use Modes
4. FPGA AI Suite Compiler Command Line Options
5. Compiler Inputs and Outputs
A. FPGA AI Suite Compiler Reference Manual Archives
B. FPGA AI Suite Compiler Reference Manual Document Revision History

4.4. Compilation Options (dla_compiler Command Options)

--fplugin Option

Syntax

--fplugin=<OpenVINO_plugin>

Description
This option specifies the plugin for the OpenVINO™ inference engine.
The <OpenVINO_plugin> parameter can take one of the following values:
  • HETERO:FPGA

    The OpenVINO™ HETERO plugin is used, and it tries to use the FPGA for all inference operations.

    If any layers are not supported by the FPGA device, then it issues an error.

    Use this plugin to ensure that the CPU support is not used for any layers.

  • HETERO:CPU

    The OpenVINO™ HETERO plugin is used, and all inference operations are allocated to the CPU.

    Use this plugin to test the data flow through dla_benchmark application when an FPGA device is not available.

  • HETERO:FPGA,CPU

    The OpenVINO™ HETERO plugin is used, and inference operations are allocated to the FPGA device where possible. The CPU is used for layers that are not supported on the FPGA device.

    The graph is partitioned into parts that run on the FPGA device and parts that must run on the CPU.

Default Value
HETERO
Parsed As
(string)

--fassumed-fmax-core Option

Syntax
--fassumed-fmax-core=<assumed f MAX >
Description
This option sets the fMAX used for calculating performance. Specify the <assumed f MAX > value in MHz.
Default Value
256
Parsed As
(int)

--ffolding-option Option

Syntax
--ffolding-option=<folding_option>
Description
This option sets the folding mode that the compiler applies to the first convolution of the network to be executed on the FPGA device.
The <folding_option> parameter can take one of the following values:
  • 0

    No folding performed externally or by the FPGA AI Suite IP.

  • 1

    Folding performed by the runtime software on the host or by the FPGA AI Suite IP dedicated layout transform module.

  • 2

    Folding performed by the runtime software on the host, with additional folding performed by the FPGA AI Suite IP convolution engine (that is, not by the FPGA AI Suite IP dedicated layout transform module).

  • 3

    All folding performed by the FPGA AI Suite IP convolution engine (that is, not by the FPGA AI Suite IP dedicated layout transform module).

For more information about folding in the FPGA AI Suite, refer to the "Input Folding" section in the "Input Feature Tensor In-Memory" topic of FPGA AI Suite IP Reference Manual .

Default Value
3
Parsed As
(int)

--fmin-subgraph-layers Option

Syntax
--fmin-subgraph-layers=<min_subgraph_layer>
Description
This option sets the minimum number of layers that are allowed in a subgraph that runs on FPGA. A subgraph with fewer layers than this value runs on CPU in the OpenVINO™ HETERO plugin.
Default Value
2
Parsed As
(int)
Level Two Title