Visible to Intel only — GUID: pvv1485973746882
Ixiasoft
1.7.1. Stratix® 10 Device Recommendations
1.7.2. Stratix® V Device Recommendations
1.7.3. Stratix IV Device Recommendations
1.7.4. Arria® 10 Device Recommendations
1.7.5. Arria® V Device Recommendations
1.7.6. Arria II Device Recommendations
1.7.7. Cyclone® 10 Device Recommendations
1.7.8. Cyclone® V Device Recommendations
1.7.9. Cyclone® IV Device Recommendations
1.7.10. Cyclone III Device Recommendations
Visible to Intel only — GUID: pvv1485973746882
Ixiasoft
1.4.5.4. Rules for PLL and Other Power Rails
Follow these rules for placing the PLL and other power rails in an Intel® device:
- PLL power rails should receive third priority in the power plane stackup. Typically, PLL power planes are located in the middle of the layer stack. As a result, the decoupling capacitors for these supplies can reside on either side of the PCB.
- Place any remaining power rails where convenient in the layer stack and ensure sufficient decoupling capacitors are provided to adequately decouple the rail to meet its target impedance as determined by the Intel® PDN tool.
Related Information