Visible to Intel only — GUID: syz1485974140106
Ixiasoft
Visible to Intel only — GUID: syz1485974140106
Ixiasoft
1.6. Conclusion
High-speed FPGA designs at data rates of 10 Gbps and higher require careful attention to material selection and layer stack planning to ensure a robust PCB design. This application note provides a detailed understanding of the PCB stackup construction with considerations for material selection and PCB manufacturability, as well as best practice guidelines for designing the layer stackup arrangement. Specific stackup design guidelines for Intel® FPGA device families are provided at the end of this application note.