Visible to Intel only — GUID: ogg1485973106175
Ixiasoft
1.7.1. Stratix® 10 Device Recommendations
1.7.2. Stratix® V Device Recommendations
1.7.3. Stratix IV Device Recommendations
1.7.4. Arria® 10 Device Recommendations
1.7.5. Arria® V Device Recommendations
1.7.6. Arria II Device Recommendations
1.7.7. Cyclone® 10 Device Recommendations
1.7.8. Cyclone® V Device Recommendations
1.7.9. Cyclone® IV Device Recommendations
1.7.10. Cyclone III Device Recommendations
Visible to Intel only — GUID: ogg1485973106175
Ixiasoft
1.4.5.1. General Rules for Capacitor and Power Plane Placement
Follow these rules for placing the capacitor and power plane in an Intel® device:
- Place each decoupling capacitor in close proximity to the corresponding power plane it decouples, so the capacitor mounting inductance loop is minimized .
- If possible, place the power and ground planes in close proximity to the FPGA device so they minimize the BGA via inductance loop.
Figure 11. Capacitor and Power Plane Placement to Minimize Mounting Iductance