Visible to Intel only — GUID: fpe1485564306623
Ixiasoft
1.7.1. Stratix® 10 Device Recommendations
1.7.2. Stratix® V Device Recommendations
1.7.3. Stratix IV Device Recommendations
1.7.4. Arria® 10 Device Recommendations
1.7.5. Arria® V Device Recommendations
1.7.6. Arria II Device Recommendations
1.7.7. Cyclone® 10 Device Recommendations
1.7.8. Cyclone® V Device Recommendations
1.7.9. Cyclone® IV Device Recommendations
1.7.10. Cyclone III Device Recommendations
Visible to Intel only — GUID: fpe1485564306623
Ixiasoft
1.2.1. Material Loss Considerations
At low data rates, signal loss is caused mainly by impedance mismatches and less so by dielectric absorption and conductor losses from the material. Impedance mismatch is well understood by design engineers who regularly specify controlled impedance traces by tightly managing trace geometries, separation, and routes during the layout design. However, at data rates of 10 Gbps and above, material loss becomes very important and controlled dielectric construction must be considered during the design process. To mitigate loss caused by the material, the following material parameters must be considered during the material selection process:
- Relative Dielectric Constant
- Loss Tangent
- Fiberglass Weave Composition
- Skin Effect