Visible to Intel only — GUID: zmq1522190071048
Ixiasoft
2.1. Step 1: Getting Started
2.2. Step 2: Preparing the Base Revision
2.3. Step 3: Preparing the Implementation Revisions for Debug
2.4. Step 4: Tapping Signals in the Implementation Persona
2.5. Step 5: Configuring Data Acquisition
2.6. Step 6: Setting Trigger Conditions
2.7. Step 7: Generating Programming Files
2.8. Step 8: Programming the Board
2.9. Step 9: Performing Data Acquisition
Visible to Intel only — GUID: zmq1522190071048
Ixiasoft
2.9. Step 9: Performing Data Acquisition
After loading the appropriate .rbf onto the board, you can start data acquisition on the Signal Tap logic analyzer.
To perform data acquisition:
- Make sure that the Signal Tap Logic Analyzer loads the .stp file in the current active revision.
- In the top right corner of the Signal Tap window, set up the JTAG connection to the board with the following options:
Option Description Hardware USB-BlasterII Device 1SG280L Bridge Index 0 Figure 20. JTAG Configuration - On the Signal Tap toolbar, click Run Analysis .
The analysis may take a few minutes.When the analysis finishes, the Signal Tap Logic Analyzer loads the waveforms to the window.
The following section displays the resultant waveforms for all PR configurations.