AN 696: Using the JESD204B MegaCore Function in Arria V Devices

Download PDF
ID 683843
Date 5/11/2015
Public
Document Table of Contents
Document Table of Contents x
1. AN 696: Using the JESD204B MegaCore Function in Arria V Devices
1. AN 696: Using the JESD204B MegaCore Function in Arria V Devices x
1.1. JESD204B MegaCore Function Reference Design 1.2. Hardware and Software Requirements 1.3. Hardware Setup 1.4. Using the Reference Design 1.5. Using the System Console Tool to Execute Commands 1.6. JESD204B MegaCore Function Link initialization Sequences 1.7. Editing and Recompiling the Reference Design 1.8. Document Revision History
1.1. JESD204B MegaCore Function Reference Design x
1.1.1. SYSREF Generator 1.1.2. In-System Sources and Probes (ISSP) 1.1.3. Qsys System 1.1.4. File Directory and Content 1.1.5. Reference Design Initialization Sequence
1.3. Hardware Setup x
1.3.1. FPGA Pin Assignments 1.3.2. Status LED
1. AN 696: Using the JESD204B MegaCore Function in Arria V Devices

1.1.4. File Directory and Content

The reference design comes with a ZIP file that includes a Quartus II Archive File (.qar) that contains the project's design files, source files, and ancillary files, as well as system libraries. Once you restore the archive file using the Quartus II software, a destination folder is created to store all the reference design files.

Table 5.  Reference Design FilesThis list contains only certain folders and contents in the project directory which you may need to edit.
Folder Name Content
altera_jesd204 JESD204B MegaCore function configured in duplex mode.
control unit
  • MIF file for AD9250
  • Control unit
  • ROM:1-Port—single-port ROM
issp Signal source and probe module.
jesd204b_avmm_interface Qsys Avalon-MM component for interfacing between the JESD204B MegaCore function and System Console.
output_files
  • Quartus II-generated SRAM Object File (.sof)
  • Quartus II software compilation report files
pattern PRBS data generator and checker module.
spi SPI master module.
transport_layer Transport layer assembler (TX) and deassembler (RX) module.
xcvr_reset_control_module Transceiver reset controller module.
Related Information
Level Two Title