AN 696: Using the JESD204B MegaCore Function in Arria V Devices

Download PDF
ID 683843
Date 5/11/2015
Public
Document Table of Contents
Document Table of Contents x
1. AN 696: Using the JESD204B MegaCore Function in Arria V Devices
1. AN 696: Using the JESD204B MegaCore Function in Arria V Devices x
1.1. JESD204B MegaCore Function Reference Design 1.2. Hardware and Software Requirements 1.3. Hardware Setup 1.4. Using the Reference Design 1.5. Using the System Console Tool to Execute Commands 1.6. JESD204B MegaCore Function Link initialization Sequences 1.7. Editing and Recompiling the Reference Design 1.8. Document Revision History
1.1. JESD204B MegaCore Function Reference Design x
1.1.1. SYSREF Generator 1.1.2. In-System Sources and Probes (ISSP) 1.1.3. Qsys System 1.1.4. File Directory and Content 1.1.5. Reference Design Initialization Sequence
1.3. Hardware Setup x
1.3.1. FPGA Pin Assignments 1.3.2. Status LED
1. AN 696: Using the JESD204B MegaCore Function in Arria V Devices

1. AN 696: Using the JESD204B MegaCore Function in Arria V Devices

The JESD204B standard provides a serial data link interface between converters and FPGAs. The JESD204B MegaCore function intellectual property (IP) for Altera® FPGAs allows you to transmit and receive data on the FPGA fabric interface by utilizing the Avalon-Streaming (Avalon-ST) source and sink interfaces, with unidirectional flow of data. The JESD204B MegaCore function has been hardware-tested with a number of selected JESD204B-compliant ADC (analog-to-digital converter) device.

This reference design highlights the performance and interoperability of the JESD204B MegaCore function. The design uses an Arria® V GT FPGA Development Kit as well as the Analog Devices Inc. (ADI) AD9250 converter daughter card (evaluation module) connected to the development board.


Section Content
JESD204B MegaCore Function Reference Design
Hardware and Software Requirements
Hardware Setup
Using the Reference Design
Using the System Console Tool to Execute Commands
JESD204B MegaCore Function Link initialization Sequences
Editing and Recompiling the Reference Design
Document Revision History

Related Information
Level Two Title