Visible to Intel only — GUID: sam1395137140899
Ixiasoft
1. Intel® MAX® 10 I/O Overview
2. Intel® MAX® 10 I/O Architecture and Features
3. Intel® MAX® 10 I/O Design Considerations
4. Intel® MAX® 10 I/O Implementation Guides
5. GPIO Lite Intel® FPGA IP References
6. Intel® MAX® 10 General Purpose I/O User Guide Archives
7. Document Revision History for Intel® MAX® 10 General Purpose I/O User Guide
2.3.2.1. Programmable Open Drain
2.3.2.2. Programmable Bus Hold
2.3.2.3. Programmable Pull-Up Resistor
2.3.2.4. Programmable Current Strength
2.3.2.5. Programmable Output Slew Rate Control
2.3.2.6. Programmable IOE Delay
2.3.2.7. PCI Clamp Diode
2.3.2.8. Programmable Pre-Emphasis
2.3.2.9. Programmable Differential Output Voltage
2.3.2.10. Programmable Emulated Differential Output
2.3.2.11. Programmable Dynamic Power Down
3.1. Guidelines: VCCIO Range Considerations
3.2. Guidelines: Voltage-Referenced I/O Standards Restriction
3.3. Guidelines: Enable Clamp Diode for LVTTL/LVCMOS Input Buffers
3.4. Guidelines: Adhere to the LVDS I/O Restrictions Rules
3.5. Guidelines: I/O Restriction Rules
3.6. Guidelines: Placement Restrictions for 1.0 V I/O Pin
3.7. Guidelines: Analog-to-Digital Converter I/O Restriction
3.8. Guidelines: External Memory Interface I/O Restrictions
3.9. Guidelines: Dual-Purpose Configuration Pin
3.10. Guidelines: Clock and Data Input Signal for Intel® MAX® 10 E144 Package
Visible to Intel only — GUID: sam1395137140899
Ixiasoft
3.3. Guidelines: Enable Clamp Diode for LVTTL/LVCMOS Input Buffers
If the input voltage to the LVTTL/LVCMOS input buffers is higher than the VCCIO of the I/O bank, Intel recommends that you enable the clamp diode.
- 3.3 V LVCMOS/LVTTL input buffers—enable clamp diode if VCCIO of the I/O bank is 3.0 V.
- 3.3 V or 3.0 V LVCMOS/LVTTL input buffers—enable clamp diode if VCCIO of the I/O bank is 2.5 V.
By enabling the clamp diode under these conditions, you limit overshoot. However, this does not comply with hot socket current specification.
If you do not enable the clamp diode under these conditions, the signal integrity for the I/O pin is impacted and overshoot occurs. In this situation, you must ensure that your board design conforms to the overshoot specifications.
Voltage | Minimum (V) | Maximum (V) |
---|---|---|
VCCIO = 3.3 V | 3.135 | 3.45 |
VCCIO = 3.0 V | 2.85 | 3.15 |
VIH (AC) | — | 4.1 |
VIH (DC) | — | 3.6 |
VIL (DC) | –0.3 | 0.8 |