AN 954: Hierarchical Partial Reconfiguration Tutorial: for the Intel® Agilex® F-Series FPGA Development Board

Download PDF
ID 683687
Date 8/04/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
Hierarchical Partial Reconfiguration Tutorial for the Intel® Agilex® F-Series FPGA Development Board
Hierarchical Partial Reconfiguration Tutorial for the Intel® Agilex® F-Series FPGA Development Board x
Reference Design Overview Reference Design Requirements Reference Design Files Reference Design Walkthrough Document Revision History for AN 954: Hierarchical Partial Reconfiguration Tutorial for Intel® Agilex® F-Series FPGA Development Board
Reference Design Walkthrough x
Step 1: Getting Started Step 2: Creating a Child Level Submodule Step 3: Creating Design Partitions Step 4: Allocating Placement and Routing Region for PR Partitions Step 5: Defining Personas Step 6: Creating Revisions Step 7: Compiling the Base Revision Step 8: Preparing the PR Implementation Revisions for Parent PR Partition Step 9: Preparing the PR Implementation Revisions for Child PR Partitions Step 10: Programming the Board Modifying an Existing Persona Adding a New Persona to the Design
Step 6: Creating Revisions x
Setting the Base Revision Type Creating Implementation Revisions
Step 10: Programming the Board x
Programming the Child PR Region
Hierarchical Partial Reconfiguration Tutorial for the Intel® Agilex® F-Series FPGA Development Board

Step 6: Creating Revisions

The PR design flow uses the project revisions feature in the Intel® Quartus® Prime software. Your initial design is the base revision, where you define the static region boundaries and reconfigurable regions on the FPGA.

From the base revision, you create multiple revisions. These revisions contain the different implementations for the PR regions. However, all PR implementation revisions use the same top-level placement and routing results from the base revision.

To compile a PR design, you must create a PR implementation revision for each persona. In addition, you must specify the Partial Reconfiguration - Base or Partial Reconfiguration - Persona Implementation revision type for each of the revisions.

The following table lists the revision name and type for each revision you create:

Table 3.  Revision Names and Types
Revision Name Revision Type
blinking_led.qsf Partial Reconfiguration - Base
hpr_child_default.qsf Partial Reconfiguration - Persona Implementation
hpr_child_slow.qsf Partial Reconfiguration - Persona Implementation
hpr_child_empty.qsf Partial Reconfiguration - Persona Implementation
hpr_parent_slow_child_default.qsf Partial Reconfiguration - Persona Implementation
hpr_parent_slow_child_slow.qsf Partial Reconfiguration - Persona Implementation
Table 4.  Parent and Child Persona Revisions
Revision Name Parent Persona Behavior Child Persona Behavior
hpr_child_default.qsf Fast Blinking Fast Blinking
hpr_child_slow.qsf Fast Blinking Slow Blinking
hpr_child_empty.qsf Fast Blinking No Blinking (Always ON)
hpr_parent_slow_child_default.qsf Slow Blinking Fast Blinking
hpr_parent_slow_child_slow.qsf Slow Blinking Slow Blinking
Level Two Title