Visible to Intel only — GUID: orm1623773238636
Ixiasoft
Step 1: Getting Started
Step 2: Creating a Child Level Submodule
Step 3: Creating Design Partitions
Step 4: Allocating Placement and Routing Region for PR Partitions
Step 5: Defining Personas
Step 6: Creating Revisions
Step 7: Compiling the Base Revision
Step 8: Preparing the PR Implementation Revisions for Parent PR Partition
Step 9: Preparing the PR Implementation Revisions for Child PR Partitions
Step 10: Programming the Board
Modifying an Existing Persona
Adding a New Persona to the Design
Visible to Intel only — GUID: orm1623773238636
Ixiasoft
Programming the Child PR Region
The current version of the Intel® Quartus® Prime Pro Edition software does not provide a mechanism to check for incompatible child PR bitstreams for Intel® Agilex® devices. So, it is very important that you program the correct child persona to match the parent persona.
Programming an incompatible bitstream on an Intel® Agilex® device can result in one of the following:
- Successful PR programming, but corrupted FPGA functionality
- Unsuccessful PR programming, and corrupted FPGA functionality
If you wish to reprogram a child PR region on the FPGA, you must ensure that the child PR .rbf is generated from an implementation revision compile whose parent PR persona matches the persona currently on the FPGA. For example, when you program the base blinking_led.sof onto the FPGA, the parent PR persona is default. The child PR persona is default as well. To change the child PR persona to slow persona, you have the choice of using the following bitstreams:
- hpr_child_slow.pr_parent_partition.pr_partition.rbf
- hpr_parent_slow_child_slow.pr_parent_partition.pr_partition.rbf