Intel® Quartus® Prime Pro Edition User Guide: Design Optimization

ID 683641
Date 10/04/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.4. Netlist Optimizations and Physical Synthesis Revision History

The following revision history applies to this chapter:

Document Version Intel® Quartus® Prime Version Changes
2019.04.24 18.1.0 Updated example in "Netlist Optimizations and Physical Synthesis" topic.
2019.04.18 18.1.0 Clarified wording in "Netlist Optimizations and Physical Synthesis" topic.
2018.09.24 18.1.0 Removed reference to unsupported CASCADE buffer from "Optimize IOC Register Placement for Timing Logic Option" topic.
2018.05.07 18.0.0 Removed topic: Isolating a Partition Netlist.
2017.11.06 17.1.0
  • Removed reference to .vqm files
  • Added topic: Isolating a Partition Netlist.
2016.10.31 16.1.0
  • Implemented Intel rebranding.
  • Updated physical synthesis options and procedure.
2016.05.02 16.0.0
  • Removed information about deprecated physical synthesis options.
2015.11.02 15.1.0
  • Changed instances of Quartus II to Intel® Quartus® Prime .
  • Added Physical Synthesis.
2014.12.15 14.1.0
  • Updated location of Fitter Settings, Analysis & Synthesis Settings, and Physical Synthesis Optimizations Settings to Compiler Settings.
  • Updated DSE II content.
June 2014 14.0.0 Updated format.
November 2013 13.1.0 Removed HardCopy device information.
June 2012 12.0.0 Removed survey link.
November 2011 10.0.2 Template update.
December 2010 10.0.1 Template update.
July 2010 10.0.0
  • Added links to Intel® Quartus® Prime Help in several sections.
  • Removed Referenced Documents section.
  • Reformatted Document Revision History
November 2009 9.1.0
  • Added information to “Physical Synthesis for Registers—Register Retiming”
  • Added information to “Applying Netlist Optimization Options”
  • Made minor editorial updates
March 2009 9.0.0
  • Was chapter 11 in the 8.1.0 release.
  • Updated the “Physical Synthesis for Registers—Register Retiming” and “Physical Synthesis Options for Fitting”
  • Updated “Performing Physical Synthesis Optimizations”
  • Deleted Gate-Level Register Retiming section.
  • Updated the referenced documents
November 2008 8.1.0 Changed to 8½” × 11” page size. No change to content.
May 2008 8.0.0
  • Updated “Physical Synthesis Optimizations for Performance on page 11-9
  • Added Physical Synthesis Options for Fitting on page 11-16