Visible to Intel only — GUID: sam1438871987491
Ixiasoft
2.1. I/O Standards and Voltage Levels in Intel® Stratix® 10 Devices
2.2. I/O Element Structure in Intel® Stratix® 10 Devices
2.3. Programmable IOE Features in Intel® Stratix® 10 Devices
2.4. On-Chip I/O Termination in Intel® Stratix® 10 Devices
2.5. External I/O Termination for Intel® Stratix® 10 Devices
3.1. Guideline: VREF Sources and VREF Pins
3.2. Guideline: Observe Device Absolute Maximum Rating for 3.0 V Interfacing
3.3. Guideline: Voltage-Referenced and Non-Voltage Referenced I/O Standards
3.4. Guideline: Do Not Drive I/O Pins During Power Sequencing
3.5. Guideline: Intel® Stratix® 10 I/O Buffer During Power Up, Configuration, and Power Down
3.6. Guideline: Maximum DC Current Restrictions
3.7. Guideline: Use Only One Voltage for All 3 V I/O Banks
3.8. Guideline: I/O Standards Limitation for Intel® Stratix® 10 TX 400
3.9. Guideline: I/O Standards Limitation for Intel® Stratix® 10 GX 400 and SX 400
Visible to Intel only — GUID: sam1438871987491
Ixiasoft
4.2. Verifying Resource Utilization and Design Performance
You can refer to the Intel® Quartus® Prime compilation reports to get details about the resource usage and performance of your design.
- From the Intel® Quartus® Prime menu, select Processing > Start Compilation to run a full compilation.
- Wait for the compilation to complete.
- From the Intel® Quartus® Prime menu, select Processing > Compilation Report.
- Using the Table of Contents, navigate to Fitter > Resource Section.
- To view the resource usage information, select Resource Usage Summary.
- To view the resource utilization information, select Resource Utilization by Entity.