R-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683501
Date 10/07/2024
Public
Document Table of Contents

5.3.2. Generated HDL Format

Table 111.  Generated HDL Format
Parameter Value Default Value Description
Generated file format Verilog Verilog Chooses the generated HDL format for the selected design example.