Visible to Intel only — GUID: klb1614045205459
Ixiasoft
1. About the R-Tile Avalon® Streaming Intel® FPGA IP for PCI Express
2. IP Architecture and Functional Description
3. Advanced Features
4. Interfaces
5. Parameters
6. Troubleshooting/Debugging
7. R-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide Archives
8. Document Revision History for the R-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide
A. Configuration Space Registers
B. Root Port Enumeration
C. Implementation of Address Translation Services (ATS) in Endpoint Mode
D. Packets Forwarded to the User Application in TL Bypass Mode
E. Margin Masks for the R-Tile Avalon Streaming Intel FPGA IP for PCI Express
3.2.2.5.1. VirtIO Common Configuration Capability Register (Address: 0x012)
3.2.2.5.2. VirtIO Common Configuration BAR Indicator Register (Address: 0x013)
3.2.2.5.3. VirtIO Common Configuration BAR Offset Register (Address: 0x014)
3.2.2.5.4. VirtIO Common Configuration Structure Length Register (Address 0x015)
3.2.2.5.5. VirtIO Notifications Capability Register (Address: 0x016)
3.2.2.5.6. VirtIO Notifications BAR Indicator Register (Address: 0x017)
3.2.2.5.7. VirtIO Notifications BAR Offset Register (Address: 0x018)
3.2.2.5.8. VirtIO Notifications Structure Length Register (Address: 0x019)
3.2.2.5.9. VirtIO Notifications Notify Off Multiplier Register (Address: 0x01A)
3.2.2.5.10. VirtIO ISR Status Capability Register (Address: 0x02F)
3.2.2.5.11. VirtIO ISR Status BAR Indicator Register (Address: 0x030)
3.2.2.5.12. VirtIO ISR Status BAR Offset Register (Address: 0x031)
3.2.2.5.13. VirtIO ISR Status Structure Length Register (Address: 0x032)
3.2.2.5.14. VirtIO Device Specific Capability Register (Address: 0x033)
3.2.2.5.15. VirtIO Device Specific BAR Indicator Register (Address: 0x034)
3.2.2.5.16. VirtIO Device Specific BAR Offset Register (Address 0x035)
3.2.2.5.17. VirtIO Device Specific Structure Length Register (Address: 0x036)
3.2.2.5.18. VirtIO PCI Configuration Access Capability Register (Address: 0x037)
3.2.2.5.19. VirtIO PCI Configuration Access BAR Indicator Register (Address: 0x038)
3.2.2.5.20. VirtIO PCI Configuration Access BAR Offset Register (Address: 0x039)
3.2.2.5.21. VirtIO PCI Configuration Access Structure Length Register (Address: 0x03A)
3.2.2.5.22. VirtIO PCI Configuration Access Data Register (Address: 0x03B)
4.3.1. Avalon® Streaming Interface
4.3.2. Precision Time Measurement (PTM) Interface (Endpoint Only)
4.3.3. Hot Plug Interface
4.3.4. Interrupt Interface
4.3.5. Hard IP Reconfiguration Interface
4.3.6. Error Interface
4.3.7. Completion Timeout Interface
4.3.8. Configuration Intercept Interface
4.3.9. Power Management Interface
4.3.10. Hard IP Status Interface
4.3.11. Page Request Services (PRS) Interface (Endpoint Only)
4.3.12. Function-Level Reset (FLR) Interface (Endpoint Only)
4.3.13. SR-IOV VF Error Flag Interface (Endpoint Only)
4.3.14. General Purpose VSEC Interface
5.2.3.1. Device Capabilities
5.2.3.2. VirtIO Parameters
5.2.3.3. Link Capabilities
5.2.3.4. Legacy Interrupt Pin Register
5.2.3.5. MSI Capabilities
5.2.3.6. MSI-X Capabilities
5.2.3.7. Slot Capabilities
5.2.3.8. Latency Tolerance Reporting (LTR)
5.2.3.9. Process Address Space ID (PASID)
5.2.3.10. Device Serial Number Capability
5.2.3.11. Page Request Service (PRS)
5.2.3.12. Access Control Service (ACS)
5.2.3.13. Power Management
5.2.3.14. Vendor Specific Extended Capability (VSEC) Registers
5.2.3.15. TLP Processing Hints (TPH)
5.2.3.16. Address Translation Services (ATS) Capabilities
5.2.3.17. Precision Time Measurement (PTM)
Visible to Intel only — GUID: klb1614045205459
Ixiasoft
3.2.2.5. Registers
The following VirtIO capability structure registers references apply to each PF and VF. Addresses shown are register addresses.
Capability | Start Byte Address | Last Byte Address | DW Count |
---|---|---|---|
Type0 | 0x00 | 0x3F | 16 |
PM (PF only) | 0x40 | 0x47 | 2 |
Reserved | 0x48 | 0x4F | 2 |
VirtIO Common Configuration | 0x50 | 0x5F | 4 |
VirtIO ISR Configuration | 0x60 | 0x6F | 4 |
PCIe | 0x70 | 0xAB | 15 |
Reserved | 0xAC | 0xAF | 1 |
MSIX | 0xB0 | 0xBB | 3 |
Reserved | 0xBC | 0xBF | 1 |
VirtIO Notify Configuration | 0xC0 | 0xD3 | 5 |
VirtIO Device-Specific Configuration | 0xD4 | 0xE3 | 4 |
VirtIO PCI Configuration Access | 0xE4 | 0xF7 | 5 |
Reserved | 0xF8 | 0xFF | 2 |
Address | Name | Description |
---|---|---|
0x014 | Common Configuration Capability Register | Capability ID, next capability pointer, capability length |
0x015 | BAR Indicator Register | Lower 8 bits indicate which BAR holds the structure |
0x016 | BAR Offset Register | Indicates starting address of the structure within the BAR |
0x017 | Structure Length Register | Indicates length of structure |
VirtIO Notifications Capability Structure | ||
0x030 | Notifications Capability Register | Capability ID, next capability pointer, capability length |
0x031 | BAR Indicator Register | Lower 8 bits indicate which BAR holds the structure |
0x032 | BAR Offset Register | Indicates starting address of the structure within the BAR |
0x033 | Structure Length Register | Indicates length of structure |
0x034 | Notify Off Multiplier | Multiplier for queue_notify_off |
VirtIO ISR Status Capability Structure | ||
0x018 | ISR Status Capability Register | Capability ID, next capability pointer, capability length |
0x019 | BAR Indicator Register | Lower 8 bits indicate which BAR holds the structure |
0x020 | BAR Offset Register | Indicates starting address of the structure within the BAR |
0x021 | Structure Length Register | Indicates length of structure |
VirtIO Device-Specific Capability Structure (Optional) | ||
0x035 | Device Specific Capability Register | Capability ID, next capability pointer, capability length |
0x036 | BAR Indicator Register | Lower 8 bits indicate which BAR holds the structure |
0x037 | BAR Offset Register | Indicates starting address of the structure within the BAR |
0x038 | Structure Length Register | Indicates length of structure |
VirtIO PCI Configuration Access Structure | ||
0x039 | PCI Configuration Access Capability Register | Capability ID, next capability pointer, capability length |
0x040 | BAR Indicator Register | Lower 8 bits indicate which BAR holds the structure |
0x041 | BAR Offset Register | Indicates starting address of the structure within the BAR |
0x042 | Structure Length Register | Indicates length of structure |
0x043 | PCI Configuration Data | Data for BAR access |
Section Content
VirtIO Common Configuration Capability Register (Address: 0x012)
VirtIO Common Configuration BAR Indicator Register (Address: 0x013)
VirtIO Common Configuration BAR Offset Register (Address: 0x014)
VirtIO Common Configuration Structure Length Register (Address 0x015)
VirtIO Notifications Capability Register (Address: 0x016)
VirtIO Notifications BAR Indicator Register (Address: 0x017)
VirtIO Notifications BAR Offset Register (Address: 0x018)
VirtIO Notifications Structure Length Register (Address: 0x019)
VirtIO Notifications Notify Off Multiplier Register (Address: 0x01A)
VirtIO ISR Status Capability Register (Address: 0x02F)
VirtIO ISR Status BAR Indicator Register (Address: 0x030)
VirtIO ISR Status BAR Offset Register (Address: 0x031)
VirtIO ISR Status Structure Length Register (Address: 0x032)
VirtIO Device Specific Capability Register (Address: 0x033)
VirtIO Device Specific BAR Indicator Register (Address: 0x034)
VirtIO Device Specific BAR Offset Register (Address 0x035)
VirtIO Device Specific Structure Length Register (Address: 0x036)
VirtIO PCI Configuration Access Capability Register (Address: 0x037)
VirtIO PCI Configuration Access BAR Indicator Register (Address: 0x038)
VirtIO PCI Configuration Access BAR Offset Register (Address: 0x039)
VirtIO PCI Configuration Access Structure Length Register (Address: 0x03A)
VirtIO PCI Configuration Access Data Register (Address: 0x03B)