Visible to Intel only — GUID: bhc1411020117783
Ixiasoft
1. About the Video and Image Processing Suite
2. Avalon Streaming Video
3. Clocked Video
4. VIP Run-Time Control
5. Getting Started
6. VIP Connectivity Interfacing
7. Clocked Video Interface IPs
8. 2D FIR II IP Core
9. Mixer II IP Core
10. Clipper II IP Core
11. Color Plane Sequencer II IP Core
12. Color Space Converter II IP Core
13. Chroma Resampler II IP Core
14. Control Synchronizer IP Core
15. Deinterlacer II IP Core
16. Frame Buffer II IP Core
17. Gamma Corrector II IP Core
18. Configurable Guard Bands IP Core
19. Interlacer II IP Core
20. Scaler II IP Core
21. Switch II IP Core
22. Test Pattern Generator II IP Core
23. Trace System IP Core
24. Warp Lite Intel FPGA IP
25. Avalon-ST Video Stream Cleaner IP Core
26. Avalon-ST Video Monitor IP Core
27. VIP IP Core Software Control
28. Security Considerations
29. Video and Image Processing Suite User Guide Archives
30. Document Revision History for the Video and Image Processing Suite User Guide
A. Avalon-ST Video Verification IP Suite
7.1. Supported Features for Clocked Video Output II IP
7.2. Control Port
7.3. Clocked Video Input IP Format Detection
7.4. Clocked Video Output IP Video Modes
7.5. Clocked Video Output II Latency Mode
7.6. Generator Lock
7.7. Underflow and Overflow
7.8. Timing Constraints
7.9. Handling Ancillary Packets
7.10. Modules for Clocked Video Input II IP Core
7.11. Clocked Video Input II Signals, Parameters, and Registers
7.12. Clocked Video Output II Signals, Parameters, and Registers
15.1. Deinterlacing Algorithm Options
15.2. Deinterlacing Algorithms
15.3. Run-time Control
15.4. Pass-Through Mode for Progressive Frames
15.5. Cadence Detection (Motion Adaptive Deinterlacing Only)
15.6. Avalon-MM Interface to Memory
15.7. Motion Adaptive Mode Bandwidth Requirements
15.8. Avalon-ST Video Support
15.9. 4K Video Passthrough Support
15.10. Behavior When Unexpected Fields are Received
15.11. Handling of Avalon-ST Video Control Packets
15.12. Deinterlacer II Parameter Settings
15.13. Deinterlacing Control Registers
A.3.1. c_av_st_video_control
A.3.2. c_av_st_video_data
A.3.3. c_av_st_video_file_io
A.3.4. c_av_st_video_item
A.3.5. c_av_st_video_source_sink_base
A.3.6. c_av_st_video_sink_bfm_’SINK
A.3.7. c_av_st_video_source_bfm_’SOURCE
A.3.8. c_av_st_video_user_packet
A.3.9. c_pixel
A.3.10. av_mm_transaction
A.3.11. av_mm_master_bfm_`MASTER_NAME
A.3.12. av_mm_slave_bfm_`SLAVE_NAME
A.3.13. av_mm_control_register
A.3.14. av_mm_control_base
Visible to Intel only — GUID: bhc1411020117783
Ixiasoft
10.1. Clipper II Parameter Settings
Parameter | Value | Description |
---|---|---|
Maximum input frame width | 32–8192, Default = 1920 | Specify the maximum frame width of the clipping rectangle for the input field (progressive or interlaced). |
Maximum input frame height | 32–8192, Default = 1080 | Specify the maximum height of the clipping rectangle for the input field (progressive or interlaced). |
Bits per pixel per color sample | 4–20, Default = 8 | Select the number of bits per color plane. |
Number of color planes | 1–4, Default = 2 | Select the number of color planes per pixel. |
Number of pixels in parallel | 1, 2, 4, 8 | Select the number of pixels in parallel. |
Color planes transmitted in parallel | On or Off | Select whether to send the color planes in parallel or serial. If you turn on this parameter, and set the number of color planes to 3, the IP core sends the R’G’B’s with every beat of data. |
Run-time control | On or Off | Turn on if you want to specify clipping offsets using the Avalon-MM interface.
Note: When you turn on this parameter, the Go bit gets deasserted by default. When you turn off this parameter, the Go is asserted by default.
|
Clipping method |
|
Specify the clipping area as offsets from the edge of the input area or as a fixed rectangle. |
Left offset | 0–8192, Default = 0 | Specify the x coordinate for the left edge of the clipping rectangle. 0 is the left edge of the input area.
Note: The left and right offset values must be less than or equal to the input image width.
|
Top offset | 0–8192, Default = 0 | Specify the y coordinate for the top edge of the clipping rectangle. 0 is the top edge of the input area.
Note: The top and bottom offset values must be less than or equal to the input image height.
|
Right offset | 0–8192, Default = 0 | Specify the x coordinate for the right edge of the clipping rectangle. 0 is the right edge of the input area.
Note: The left and right offset values must be less than or equal to the input image width.
|
Bottom offset | 0–8192, Default = 0 | Specify the y coordinate for the bottom edge of the clipping rectangle. 0 is the bottom edge of the input area.
Note: The top and bottom offset values must be less than or equal to the input image height.
|
Width | 32–8192, Default = 32 | Specify the width of the clipping rectangle. The minimum output width is 32 pixels. |
Height | 32–8192, Default = 32 | Specify the height of the clipping rectangle. The minimum output height is 32 pixels. |
Add extra pipelining registers | On or Off | Turn on this parameter to add extra pipeline stage registers to the data path. You must turn on this parameter to achieve:
|